# New Standards for Next Generation Computational Storage Devices

Brian Myungjune JUNG Samsung Electronics Oct. 23, 2020

# **Topics**

New Standards for the **Next Generation Computational Storage Devices** 

SNIA Computational Storage (CS) Programming Model and API

Extended Berkeley Packet Filter (eBPF)

Compute Express Link (CXL)

# What is Computational Storage (CS)?


#### **Definitions**

 Computational Storage is defined as architectures that provide Computational Storage Services coupled to storage, offloading host processing, or reducing data movement

< "What is Computational Storage?", SNIA >

 Computational storage adds computing capabilities to traditional storage devices and systems, enabling processing to be carried out directly on the storage drive


< "A Guide to Computational Storage on ARM", ARM >



< Source: https://www.snia.org/education/what-is-computational-storage >

### Datacenter Pain Points:

The first is network and the second is CPU



12x IMPROVEMENT
STORAGE THROUGHPUT

2x IMPROVEMENT
CPU-DRAM THROUGHPUT


**Existing Data Warehousing Architecture** 

**Hardware Trends Since 2012** 

# Strategy:

### Bring compute closer to storage

#### **AQUA Architecture**



(\*) AQUA: Advanced Query Accelerator

AQUA\* accelerates Redshift queries by running data intensive tasks such as filtering and aggregation closer to the storage layer.

**X** AQUA uses AWS-designed processors to accelerate queries.

AWS Nitro chips adapted to speed up data encryption and compression, and custom analytics processors, implemented in FPGAs, to accelerate operations such as filtering and aggregation.

### -> Computational Storage, Finally?

The AQUA hardware sits inline in the network between the S3 storage and Redshift cluster, acting as a caching bump in the wire and also as a sub-query offload processing system

### News from ARM:

### ARM's New CPU for Computational Storage - Cortex R82

# Highest performance Arm Cortex-R processor to power the future of computational storage

September 03, 2020

By Neil Werdmuller, director of storage solutions at Arm

#### News highlights:

- Arm Cortex-R82 is the highest performance Cortex-R processor, with 64-bit support and Linux-capability
- Real-time processor enables data processing where it is stored for next-generation enterprise and computational storage solutions
- Combines higher performance and access to greater memory with extensive Arm Linux and server ecosystems




# Computational Storage (CS) Architecture / Programming Model (/ APIs)




Computational Storage Architecture and Programming Model

# Computational Storage (CS) Architecture



## CS Related Standards to focus on



# CS Operations (APIs)

#### Device Discovery

Identify CSx Devices

#### Device Access

• Open, Close

#### CS Memory Management

Allocate/Deallocate CS Memory

#### Data Movement


- Transfer data between host memory and CS memory area
- Transfer (P2P) data between CS memory area and SSD

#### CSx Scheduling


• Schedule compute offload to device

#### General Device Management

- Download programs
- Query device properties & capabilities
- Configure device functionalities




# CS Operation Example: Discovery




- (1) The host sends a CSS <u>discovery</u> request over the fabric to one or more CSxes.
- (2) CSxes may repeat this discovery process for internally accessible CSxes, which may use the standardized CSx/CSS discovery process.
- (3) Each CSx that accepts the discovery request returns a CSS discovery response to the requesting host.

# CS Operation Example: Configuration




- (1) The host sends a CSS configuration request over the fabric to a target CSx
- (2) The target CSx may repeat the configuration process with internally accessible CSxes.
- (3) For Programmable CSSes, the configuration process may result in the creation of one or more new Programmable and/or Fixed CSSes.
- (4) The target CSx returns a CSS configuration response to the requesting host.

# CS Operation Example: Direct Usage



- (1) The host sends a CSS <u>command</u> to a target CSS.
- (2) The target CSS may send one or more commands to other internally accessible CSSes.
- (3) The target CSS may send one or more commands to other storage or memory devices to retrieve and/or store data.
- (4) The target CSS returns a CSS command response to the requesting host.

# CS Operation Example: Transparent Usage



(1) The host sends <u>unmodified storage interface operations</u> to a target Storage Interfaced that is associated with the target CSS.

# CS Services: Fixed and Programmable

### **Fixed CS Services**

- Compression
- Data Filter
- Encryption
- Erasure Coding
- RegEx
- Scatter-Gather
- Pipeline
- Video Compression
- Hash/CRC
- Data Deduplication

### **Programmable CS Services**

- Operating System Image Loader
- Container Image Loader
- eBPF Loader
- FPGA Bitstream Loader
- Large Data Set

# SNIA CS Technical Work Group

#### Introduction

- 45 participating companies / 202 member representatives
- Focus on definition list to ensure the TWG covers question on what computational storage is and what its products can be
- Drive to a scope and path to a universal usage model
- SNIA's Computational Storage Technical Work Group is developing a Computational Storage Architecture and Programming Model – defining recommended behavior for hardware and software that support computational storage







Home » Technology Focus Areas » Computational Storage

#### Computational Storage

Today, Computational Storage is transforming enterprises worldwide. The SNIA Computational Storage Technical Work Group (TWG) is actively working on establishing hardware and software architectures to allow for compute to be more tightly coupled with storage at the system and drive level. In addition, the SNIA Compute, Memory, and Storage Initiative (CMSI) is focused on fostering the acceptance and growth of computational storage in the marketplace with the activities of the Computational Storage Special Interest Group. To achieve those goals, the CMSI provides education, performs market outreach, and influences and promotes standards.



What happens when Compute meets Storage?

SNIA Education track presentation on Computational Storage from SDC EMEA 2020. Presented by Leah Schoeb, SNIA Technical Council Member and Eli Tiomkin, SNIA Computational Storage Special Interest Group Chair.

#### Technology Communities

- Compute, Memory, and Storage Initiative
- Computational Storage Special Interest Group (SIG)

#### Standards & Software

 Computational Storage Architecture and Programming Model

#### Technical Work Group

Computational Storage
TWG



Computational Storage
Architecture and Programming
Model
Version 0.5 Revision 1

# SNIA CS Technical Work Group

45 participating companies / 202 member representatives






eBPF (extended Berkeley Packet Filter)

### What is eBPF?

### : extended Berkeley Packet Filter

• eBPF is a small virtual machine which runs programs injected from user space and attached to specific hooks in the kernel




# Why so special?

### : New generation of tooling

- By making the Linux kernel programmable, infrastructure software can leverage existing layers, making them more intelligent and feature-rich without continuing to add additional layers of complexity to the system.
- eBPF has resulted in the development of a completely new generation of tooling in areas such as <u>networking</u>, <u>security</u>, <u>application profiling/tracing and performance</u>
   <u>troubleshooting</u> that no longer rely on existing kernel functionality but instead actively reprogram runtime behavior without compromising execution efficiency or safety.

### eBPF Hook Overview

: eBPF programs are event-driven and are run when reached to certain hook point



#### Pre-defined hooks include


- system calls
- function entry/exit
- kernel tracepoints
- network events
- •

#### Customizability

 If a pre-defined hook does not exist for a particular need, it is possible to create a kernel probe (kprobe) or user probe (uprobe) to attach eBPF programs almost anywhere in kernel or user applications


# How are eBPF programs written?

: High level user codes -> eBPF Bytecodes -> Machine specific instruction sets



### Loader & Verification Architecture

: eBPF bytecode loading -> verification -> JIT compilation



#### Loading

- eBPF program can be loaded into the Linux kernel using the bpf() system call
- As the program is loaded into the Linux kernel, it passes through two steps before being attached to the requested hook

#### Verification


The verification step ensures that the eBPF program is safe to run

#### **JIT Compilation**

- This step translates the generic bytecode of the program into the machine specific instruction set
- This makes eBPF programs run as efficiently as natively compiled kernel code or as code loaded as a kernel module.

# eBPF Maps

: to store and retrieve data in a wide set of data structures



#### eBPF maps

 can be accessed from eBPF programs as well as from applications in user space via a system call

#### Supported map types

- Hash tables, Arrays
- LRU (Least Recently Used)
- Ring Buffer
- Stack Trace
- LPM (Longest Prefix match)
- ...

# Helper Calls

: to help eBPF programs which cannot call into kernel functions directly



#### Why eBPF helper calls?

- eBPF programs cannot call into arbitrary kernel functions
- Instead, eBPF programs can make function calls into helper functions, a well-known and stable API offered by the kernel

#### **Helper call examples:**

- Generate random numbers
- Get current time & date
- eBPF map access
- Get process/cgroup context
- Manipulate network packets and forwarding logic

  Source: https://ebpf.io/

25

# eBPF Example Codes

### : bpf+sockets example

```
int main(int argc, char **argv)
   int sock, map fd, prog fd, key;
    long long value = 0, tcp cnt, udp cnt;
   map fd = bpf create map(BPF MAP TYPE ARRAY, sizeof(key), sizeof(value), 256);
   if (map_fd < 0) { /* likely not run as root */</pre>
       printf("failed to create map '%s'\n", strerror(errno)); return 1;
   struct bpf insn prog[] = {
       BPF MOV64 REG(BPF REG 6, BPF REG 1),
                                                    /* r6 = r1 */
       BPF LD ABS(BPF B, ETH HLEN + offsetof(struct iphdr, protocol)), /* r0 = ip->proto */
       BPF_STX_MEM(BPF_W, BPF_REG_10, BPF_REG_0, -4), /* *(u32 *)(fp - 4) = r0 */
       BPF MOV64 REG(BPF REG 2, BPF REG 10),
                                                   /* r2 = fp */
       BPF ALU64 IMM(BPF ADD, BPF REG 2, -4),
                                                    /* r2 = r2 - 4 */
       BPF LD MAP FD(BPF REG 1, map fd),
                                                    /* r1 = map fd */
       BPF CALL FUNC(BPF FUNC map lookup elem),
                                                    /* r0 = map lookup(r1, r2) */
       BPF_JMP_IMM(BPF_JEQ, BPF_REG_0, 0, 2),
                                                    /* if (r0 == 0) goto pc+2 */
       BPF MOV64 IMM(BPF REG 1, 1),
                                                    /* r1 = 1 */
       BPF XADD(BPF DW, BPF REG 0, BPF REG 1, 0, 0), /* lock *(u64 *) r0 += r1 */
       BPF MOV64 IMM(BPF REG 0, 0),
                                                    /* r0 = 0 */
                                                    /* return r0 */
        BPF EXIT INSN(),
   prog fd = bpf prog load(BPF PROG TYPE SOCKET FILTER, prog, sizeof(prog), "GPL");
    sock = open raw sock("lo");
   assert(setsockopt(sock, SOL SOCKET, SO ATTACH BPF, &prog fd, sizeof(prog fd)) == 0);
    for (;;) {
        key = IPPROTO_TCP; assert(bpf_lookup_elem(map_fd, &key, &tcp_cnt) == 0);
       key = IPPROTO UDP; assert(bpf lookup elem(map fd, &key, &udp cnt) == 0);
       printf("TCP %11d UDP %11d packets\n", tcp cnt, udp cnt);
        sleep(1);
    return 0;
```

- 1. Create array map of 256 elements
- Load program that counts number of packets received r0 = skb->data[ETH\_HLEN + offsetof(struct iphdr, protocol)] map[r0]++
- 3. Attach prog\_fd to raw socket via setsockopt()
- 4. Print number of received TCP/UDP packets every second

```
char bpf log buf[LOG BUF SIZE];
int
bpf prog load(enum bpf prog type type,
              const struct bpf insn *insns, int insn cnt,
              const char *license)
    union bpf attr attr = {
        .prog type = type,
        .insns
                   = ptr to u64(insns),
        .insn cnt = insn cnt,
        .license = ptr to u64(license),
        .log buf = ptr to u64(bpf log buf),
        .log size = LOG BUF SIZE,
        .log level = 1,
    };
    return bpf(BPF PROG LOAD, &attr, sizeof(attr));
prog type is one of the available program types:
           enum bpf prog type {
               BPF PROG TYPE UNSPEC,
                                            /* Reserve 0 as invalid
                                               program type */
               BPF PROG TYPE SOCKET FILTER,
               BPF PROG TYPE KPROBE,
               BPF PROG TYPE SCHED CLS,
               BPF PROG TYPE SCHED ACT,
           };
```




## CXL (Compute Express Link)

# What is CXL? CXL<sup>Compute</sup> Express Link<sub>M</sub>



### : Interconnect standard between host processors and devices


- Open industry standard for high bandwidth, low-latency interconnect between host processor and accelerators/ memory devices/ smart NICs/ and others
- Maintains memory coherency between CPU memory space and memory on attached devices
  - Allows resource sharing for higher performance
  - Reduced complexity and lower overall system cost
  - Permits users to focus on target workloads as opposed to redundant memory management
- Addresses high-performance computational workloads across AI, ML, HPC, and so on
- Based on PCle 5.0 PHY infrastructure



# Why CXL?


### : For heterogeneous computing and disaggregation

- Need a new class of interconnect for heterogeneous computing and disaggregation usages:
  - Efficient resource sharing
  - Shared memory pools with efficient access mechanisms
  - Enhanced movement of operands and results between accelerators and target devices
  - Significant latency reduction to enable disaggregated memory
- The industry needs open standards that can comprehensively address next-gen interconnect challenges




CXL enabled environment

Today's environment




### CXL Consortium Board of Directors

- : 'Core group' announced incorporation of the CXL consortium on Sep. 17, 2019
  - Alibaba, Cisco, Dell EMC, Facebook, Google, Hewlett Packard Enterprise, Huawei, Intel Corporation and Microsoft announced their intent to incorporate in March 2019
  - This core group announced incorporation of the Compute Express Link (CXL) Consortium on Sep. 17, 2019 and unveiled the names of its Board of Directors



### CXL Architecture

: Three multiplexed subprotocols (io, cache, mem) on a link, sharing PCIe PHY



#### **CXL.io**

 PCIe based - discovery, register access, interrupts, initialization, I/O virtualization, DMA, etc.

#### CXL.cache


- Device access to processor memory
- Supports dievice caching of host memory with host processor orchestrating the coherency management


#### CXL.mem

- Processor access to device attached memory
- Host manages device attached memory similar to host memory

### CXL Protocol Stack

### : Designed for low latency





#### **CXL.cache and CXL.mem optimized for latency**


- Fixed message framing
- Separate transaction and link layer from IO

### CXL.io flows pass through a stack that is largely identical a standard PCIe stack

- Dynamic framing
- Transaction Layer Packet (TLP) / Data Link Layer Packet (DLLP) encapsulated in CXL flits

### CXL Use Cases

: There are three types of CXL device: Type 1, 2, 3





### CXL's Cache Coherence Architecture


: CXL has asymmetric architecture, and bias based coherency models (device/host)

**Host Bias** 

**Device Bias** 







Critical access class for accelerators is "device engine to device memory" "Coherence Bias" allows a device engine to access its memory coherently without visiting the processor Two driver managed modes or "Biases"

HOST BIAS: pages being used by the host or shared between host and device


DEVICE BIAS: pages being used exclusively by the device

### Both biases guaranteed correct/coherent

Guarantee applies even when software bugs or speculative accesses unexpectedly access device memory in the "Device Bias" state.

# **CXL Summary**

: CXL will accelerate heterogeneous computing and disaggregation



- CXL has the right features and architecture to enable a broad, open ecosystem for heterogeneous computing and disaggregation
- Right abstractions with CXL.cache and CXL.mem to deliver better performance with emerging applications such as AI, HPC, DL and future compute/memory-intensive computing
- CXL 2.0 development in full progress for additional usage models
- What if we have CXL based computational memory/storage?

# Wrap-up

### New Standards for the **Next Generation Computational Storage Devices**

- SNIA Computational Storage (CS) Programming Model and API
  - New standard for computational storage, essential to build computational storage ecosystem
- Extended Berkeley Packet Filter (eBPF)
  - New usage of eBPF to monitor/handle/filter device events, to execute user codes inside the device
- Compute Express Link (CXL)
  - New CPU-device interconnect standard for heterogeneous computing and disaggregation
  - Essential for computational SCM or memory pool for memory-intensive computing systems

# Thank You